FIG. 1





FIG. 2






FIG. 4




FIG. 5




FIG. 6






FIG. 7









FIG. 10






FIG. 12





FIG. 13






FIG. 15





FIG. 16






FIG. 17






FIG. 19








FIG. 22




FIG. 23





FIG. 24






FIG. 26




FIG. 27





FIG. 28






FIG. 30




FIG. 31




FIG. 32





FIG. 33



DOW COLUMN	ı	FIG. 34				
ROW COLUMN		2	•••	j	•••	n
1			•••		•••	
2			•••		•••	
•	:	:	٠.		••	:
i			•••		•••	
i+1			•••		•••	
i+2			•••	1	•••	
i+3			•••		•••	
:					٠.	:
128			•••		•••	






FIG. 36








FIG. 38

FIG. 39




FIG. 40

Cr	YCK1	Dbj	Xj
L	L	L	HIGH-IMPEDANCE
L	L	Н	Vcom
L	Н	L	Va
L	Н	Н	Va
Н	L	L	Vrest
H	L	Н	Vrest
Н	Н	L	Vrest
Н	Н	Н	Vrest

FIG. 41





FIG. 42






FIG. 43





FIG. 44






FIG. 46




FIG. 47




FIG. 48






FIG. 49

Cr	YCK1	Ddbj		Xj
		LOWER BITS	UPPER BITS	
L	L	L	L or H	HIGH-IMPEDANCE
L	L	Н	L or H	Vcom
L	Н	L	L (0)	+Va
			H (1)	-Va
L	Н	Н	L (0)	+Va
			H (1)	-Va
Н	L	L	L or H	Vrest
Н	L	Н	L or H	Vrest
Н	Н	L	L or H	Vrest
Н	Н	Н	L or H	Vrest

FIG. 50









FIG. 52






FIG. 54




FIG. 55




FIG. 56




FIG. 57

1200

1204

FIG. 58

